SAL Home OTHERS Electrical & Related Software


SuperC(TM) is the Veritools adaptation of the SystemC simulator now offered by S ynopsys and the Open SystemC Initiative OSCI. Veritools has adapted the SystemC simulator to allow this simulator to wri te out the Veritools data formats for the waveform and trace data files, formats that provide high compression. The SuperC (TM) output files will be up to be 20-100 times smaller than those output by the current SystemC simulator. SuperC(TM) als o provides a significant increase in speed, due to the much smaller output data files that allow the CPU cycles that formall y went into file I/O, to be now used for simulation cycles. The SuperC(TM) simulator will run at speeds that are signific antly faster than today's very expensive Verilog and VHDL simulators. SuperC(TM) also provides output files that can be r ead very quickly by the Undertow waveform viewer, regardless of their file size. Even files that are many gigabyt es in size can be loaded almost instantly, and the data can be displayed very quickly for any signal or time period in this file.

Current Version:   ??

License Type:   Commercial

Home Site:

Source Code Availability:   No

Available Binary Packages:

  • Debian Package:   No
  • RedHat RPM Package:   No
  • Other Packages:   ??

Targeted Platforms:

Sun4.x, Solaris2.x, HP905/10.20, SGI, IBM AIX4.x, Sony News, Irix5.3, Linux, Windows 95 and Windows NT4.0.

Software/Hardware Requirements:


Other Links:

Mailing Lists/USENET News Groups:


User Comments:

  • None

See A Screen Shot? (Not Yet)

  SAL Home   |   Other Scientific Fields   |   Electrical & Related Software

Comments? SAL@KachinaTech.COM
Copyright © 1995-2001 by Herng-Jeng Jou
Copyright © 1997-2001 by Kachina Technologies, Inc.
All rights reserved.