![]() |
![]() |
![]() |
TimingAnalyzer
The TimingAnalyzer can be used to draw timing diagrams of digital interfaces and check for timing problems in digital system designs. Signals, clocks, buses, delays, constraints, states, logic gates, counters, and shift registers are easily added from the gui or from simple text files.
|
Current Version: 0.44
License Type: Free for Non-Commercial Use
|
Home Site:
Source Code Availability: No
Available Binary Packages:
Targeted Platforms: Software/Hardware Requirements:
|
Other Links:
Mailing Lists/USENET News Groups: User Comments:
|