![]() |
![]() |
![]() |
SpeedSim/3
SpeedSim is a third-generation, high-performance implementation of a Cycle-based logic simulator. It offers a dramatic price advantage over specialized event-driven hardware accelerators and 10 to 100 times performance advantage over similarly-priced Event-driven software simulators. This is the result of the Cycle-based approach, as well as many proprietary performance techniques. SpeedSim works within existing EDA tool environments on UNIX workstations.
|
Current Version: 2.6
License Type: Commercial
|
Home Site:
Source Code Availability: No
Available Binary Packages:
Targeted Platforms: Software/Hardware Requirements:
|
Other Links:
Mailing Lists/USENET News Groups: User Comments:
See A Screen Shot? (Not Yet)
|