![]() |
![]() |
![]() |
Auriga HDL Source Code Analyzer, Elaborator & Optimizer
Auriga is a Verilog and VHDL source-code analyzer, elaborator and optimizer. It can serve as a front-end to simulation systems. Auriga is compliant with existing standards and that it features high performance and capacity; a user-friendly interface.
|
Current Version: ??
License Type: Commercial
|
Home Site:
Source Code Availability: No
Available Binary Packages:
Targeted Platforms: Software/Hardware Requirements:
|
Other Links:
Mailing Lists/USENET News Groups: User Comments:
See A Screen Shot? (Not Yet)
|